Two-Dimensional Parallel Pipeline Smart Pixel Array Cellular Logic (SPARCL) Processors— Chip Design and System Implementation

نویسندگان

  • Charles B. Kuznia
  • Jen-Ming Wu
  • Chih-Hao Chen
  • Bogdan Hoanca
  • Lily Cheng
  • Allan G. Weber
  • Alexander A. Sawchuk
چکیده

We describe the chip design and system implementation of an optoelectronic parallel pipeline processing system composed of cascaded stages of smart pixel array cellular logic (SPARCL) processors interconnected with free-space digital optic channels. The SPARCL processing elements are arranged in a two-dimensional array, and each contains an independent optical input/output port and electrical nearest-neighbor local interconnections. The smart pixels are implemented using GaAs–GaAlAs multiple-quantum-well diode arrays flip-chip bonded onto complementary metal–oxide–semiconductor circuitry through the Bell Labs Lucent Technologies/George Mason University optoelectronic VLSI foundry. This system provides efficient execution of single-instruction multiple-data algorithms on large data fields and images.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Demonstration and architectural analysis ofcomplementary metal-oxide semiconductorymultiple-quantum-well smart-pixel array cellularlogic processors for single-instructionmultiple-data parallel-pipeline processing

We present an optoelectronic-VLSI system that integrates complementary metal-oxide semiconductory multiple-quantum-well smart pixels for high-throughput computation and signal processing. The system uses 5 3 10 cellular smart-pixel arrays with intrachip electrical mesh interconnections and interchip optical point-to-point interconnections. Each smart pixel is a fine grain microprocessor that ex...

متن کامل

SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array

In this chapter, the architecture, design and implementation of a vision chip with general-purpose programmable pixel-parallel cellular processor array, operating in single instruction multiple data (SIMD) mode is presented. The SIMD concurrent processor architecture is ideally suited to implementing low-level image processing algorithms. The datapath components (registers, I/O, arithmetic unit...

متن کامل

A 7.1-GB/s Low-Power Rendering Engine in 2-D Array-Embedded Memory Logic CMOS for Portable Multimedia System

A single-chip rendering engine that consists of a DRAM frame buffer, a SRAM serial access memory, pixel/edge processor array and 32-b RISC core is proposed for low-power three-dimensional (3-D) graphics in portable systems. The main features are two-dimensional (2-D) hierarchical octet tree (HOT) array structure with bandwidth amplification, three dedicated network schemes, virtual page mapping...

متن کامل

SmartCam: Devices for Embedded Intelligent Cameras

The advent and subsequent popularity of low cost, low power CMOS vision sensors enables us to integrate processing logic on the camera chip itself, thereby creating so-called smart sensors. They have an on-chip SIMD data processing array controlled by an off-chip controller. Smart sensors can execute low-level image processing routines as soon as one or more image lines are converted; they do n...

متن کامل

Single Chip 8x8 Optical Interconnect Using Micromachined Free-Space Micro-Optical Bench Technology - Massively Parallel Processing Using Optical Interconnections, 1996., Proceedings of the Third Inte

A three-dimensional multi-stage optical interconnection network is proposed for mussively purullel processors. The interconnection network employs beamsteering vertical cavity surface-emitting lasers FCSEL) as space-division switching elements, and micromachined micro-Fresnel lenses as free-space optical elements. The entire switching network is integrated on a Si chip using the free-space micr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999